# Product Preview TMOS E-FET ™ **Power Field Effect** Transistor N-Channel Enhancement-Mode Silicon Gate

This advanced TMOS power FET is designed to withstand high energy in the avalanche and commutation modes. This new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching. applications in power supplies, converters, and PWM motor controls. These devices are particularly well suited for bridge circuits where diode speed and commutating safe operating area are critical and offer additional safety margin against unexpected voltage transients.


- · Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- I<sub>DSS</sub> and V<sub>DS(on)</sub> Specified at Elevated Temperature



### **ON Semiconductor®**

http://onsemi.com

## **TMOS POWER FET** 27 AMPERES, 100 VOLTS R<sub>DS(on)</sub> = 0.070 OHMS



	DЧ
G 0—	
	o s

MAXIMUM RATINGS (T <sub>C</sub> = 25°C unless otherwise noted)
--

• Diode is Characterized for Use in Bridge Circuits • $I_{DSS}$ and $V_{DS(on)}$ Specified at Elevated Temperature $I_{DSS}$ and $V_{DS(on)}$ Specified at Elevated Temperature $I_{DSS}$ $I_{C} = 25^{\circ}C$ unless otherwise noted)									
Rating	Symbol	Value	Unit						
Drain-to-Source Voltage	V <sub>DSS</sub>	100	Vdc						
Drain-to-Gate Voltage (R <sub>GS</sub> = 1.0 MΩ)	V <sub>DGR</sub>	100	Vdc						
Gate-to-Source Voltage — Continuous — Non-repetitive (t <sub>p</sub> < 10 ms)	V <sub>GS</sub> V <sub>GSM</sub>	±20 ±40	Vdc Vpk						
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t <sub>p</sub> ≤ 10 μs)	I <sub>D</sub> I <sub>D</sub> I <sub>DM</sub>	27 19 95	Adc Apk						
Total Power Dissipation Derate above 25°C	P <sub>D</sub>	145 1.16	Watts W/°C						
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 150	°C						
Single Pulse Drain-to-Source Avalanche Energy — STARTING T <sub>J</sub> = 25°C (V <sub>DD</sub> = 50 Vdc, V <sub>GS</sub> = 10 Vdc, PEAK I <sub>L</sub> = 27 Apk, L = 1.0 mH, R <sub>G</sub> = 25 $\Omega$ )	E <sub>AS</sub>	365	mJ						
Thermal Resistance — Junction-to-Case — Junction-to-Ambient	$R_{ extsf{ heta}JC}$ $R_{ extsf{ heta}JA}$	0.86 62.5	°C/W						
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C						

This document contains information on a product under development. Motorola reserves

the right to change or discontinue this product without notice.

E-FET is a trademark of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc.

### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise noted)

	Symbol	Min	Тур	Max	Unit
FF CHARACTERISTICS					I
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>				Vdc
(V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive)		100 —	 116		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>				μAdc
$(V_{DS} = 100 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 100 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$				10 100	
Gate-Body Leakage Current ( $V_{GS}$ = ±20 Vdc, $V_{DS}$ = 0 Vdc)	I <sub>GSS</sub>	_	—	100	nAdc
N CHARACTERISTICS <sup>(1)</sup>					
Gate Threshold Voltage $Cpk \ge 2.0^{(3)}$	V <sub>GS(th)</sub>				Vdc
(V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)		2.0	2.9 6.8	4.0	mV/°C
Static Drain-to-Source On-ResistanceCpk $\ge 2.0^{(3)}$ (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 15 Adc)	R <sub>DS(on)</sub>	_	0.047	0.070	Ohms
Drain-to-Source On-Voltage	V <sub>DS(on)</sub>		C	<b>N</b>	Vdc
(V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 27 Adc)		—	$\mathbf{A}$	1.9	
$(V_{GS} = 10 \text{ Vdc}, I_D = 15 \text{ Adc}, T_J = 125^{\circ}\text{C})$	~	—	"Gʻ	1.8	
Forward Transconductance (V <sub>DS</sub> = 15 Vdc, I <sub>D</sub> = 15 Adc)	9FS	6.0	15	_	Mhos
YNAMIC CHARACTERISTICS			.0		
Input Capacitance	C <sub>iss</sub>	<b>.</b> O.	1460	1600	pF
Output Capacitance $(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C <sub>oss</sub>		390	800	
Transfer Capacitance	C <sub>rss</sub>	A.	120	300	
WITCHING CHARACTERISTICS <sup>(2)</sup>	5	0,			1
Turn-On Delay Time	t <sub>d(on)</sub>	_	11.6	30	ns
Rise Time (V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 15 Adc,	tr	_	50	60	
Turn–Off Delay Time $V_{GS} = 10 \text{ Vdc}, R_{G} = 4.7 \Omega$	t <sub>d(off)</sub>	_	26	80	
Fall Time	t <sub>f</sub>	_	19	30	
Gate Charge	Q <sub>T</sub>	_	50	60	nC
(See Figure 8) (V <sub>DS</sub> = 80 Vdc, I <sub>D</sub> = 27 Adc,	Q <sub>1</sub>	_	9.0		
V <sub>GS</sub> = 10 Vdc)	Q <sub>2</sub>	_	26	_	
	Q <sub>3</sub>	_	20		
OURCE-DRAIN DIODE CHARACTERISTICS					
Forward On-Voltage	V <sub>SD</sub>				Vdc
$\begin{array}{c} \textbf{OURCE-DRAIN DIODE CHARACTERISTICS} \\ \hline \\ Forward On-Voltage \\ (I_S = 27 \mbox{ Adc}, \mbox{ V}_{GS} = 0 \mbox{ Vdc}) \\ (I_S = 27 \mbox{ Adc}, \mbox{ V}_{GS} = 0 \mbox{ Vdc}, \mbox{ T}_J = 125 \mbox{ °C}) \end{array}$		—	0.93	2.4	
		_	0.84		
Reverse Recovery Time	t <sub>rr</sub>		110		ns
(I <sub>S</sub> = 27 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>a</sub>		100		
	t <sub>b</sub>		10		
Reverse Recovery Stored Charge	Q <sub>RR</sub>		0.67		μC
Internal Drain Inductance (Measured from the contact screw on tab to center of die)	L <sub>d</sub>	_	3.5	_	nH
(Measured from the drain lead 0.25" from package to center of die)		_	4.5	_	
Internal Source Inductance	Ls				

(3) Reflects typical values. 
$$Cpk = \left| \frac{Max \ limit - Typ}{3 \times sigma} \right|$$

#### 55 60 9 V $T_J = 25^{\circ}C$ $T_J = -55^{\circ}C$ 50 $V_{DS} \ge 10 V$ 8 V 7 V 50 45 V<sub>GS</sub> = 10 V 25°C ID, DRAIN CURRENT (AMPS) ID, DRAIN CURRENT (AMPS) 100°C 40 40 35 30 30 6 V 25 20 20 15 5 V 10 10 5 0 0 2 3 4 5 6 7 8 9 10 5 6 7 2 3 0 1 V<sub>GS</sub>, GATE-TO-SOURCE VOLTAGE (VOLTS) V<sub>DS</sub>, DRAIN-TO-SOURCE VOLTAGE (VOLTS) Figure 2. Transfer Characteristics Figure 1. On-Region Characteristics RDS(on), DRAIN-TO-SOURCE RESISTANCE (OHMS) 0.060 T<sub>J</sub> = 25°C $V_{GS} = 10 V$ $T_J = 100^{\circ}C$ 0.055 V<sub>GS</sub> = 10 V 0.050 25°C 15 V 0.045 -55°C 0.040 0.035 0.01 RDS(on), <sup>1</sup> 0.030 0 30 35 40 45 50 10 20 25 55 5 10 15 20 25 30 35 40 45 50 0 5 15 0 ID, DRAIN CURRENT (AMPS) ID, DRAIN CURRENT (AMPS) Figure 3. On-Resistance versus Drain Current and Temperature Figure 4. On-Resistance versus Drain Current and Gate Voltage 1000 2.0 RDS(on), DRAIN-TO-SOURCE RESISTANCE (NORMALIZED) V<sub>GS</sub> = 10 V V<sub>GS</sub> = 0 V 1.8 T<sub>J</sub> = 125°C I<sub>D</sub> = 15 A 1.6 I<sub>DSS</sub>, LEAKAGE (nA) 1.4 100°C 1.2 100 1.0 0.8 0.6 0.4 0.2 0 10 -50 -25 25 100 125 10 20 30 70 80 100 1 0 50 75 150 0 40 50 60 90

#### **TYPICAL ELECTRICAL CHARACTERISTICS**

Figure 5. On–Resistance Variation with Temperature


TJ, JUNCTION TEMPERATURE (°C)

http://onsemi.com


V<sub>DS</sub>, DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 6. Drain-to-Source Leakage Current

versus Voltage




#### **TYPICAL ELECTRICAL CHARACTERISTICS**



#### PACKAGE DIMENSIONS

CASE 221A-09 (TO-220AB) ISSUE Z



ON Semiconductor and IIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use persons, and reasonable attorney fees andising out of, directly or indirectly, any claim of personal injury or death agolocation with such unintended or unauthorized use persons, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agolocated with such unintended or unauthorized use persons, and reasonable attorney fees anising out of, directly or indirectly, any claim of personal in

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 81–3–5773–3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative